Electron Transport in Graphene based 2D Crystals for Novel Electronic Devices

Debdeep Jena

University of Notre Dame, Notre Dame, IN, USA <u>djena@nd.edu</u>

Abstract

Reproducing electronic device functionalities that have been successfully realized, and gainfully employed for many decades in traditional semiconductor devices made of Silicon, or III-V heterostructures is a difficult long-term survival strategy for 2D crystal material electronic device applications. They sure are the most sensitive tests of the physics of transport, electrostatic control, and electronic properties of the materials. However, for realistic long-term applications, 2D crystals must transcend the traditional device paradigm and exploit what is truly unique in them.

Novel features of the electron transport properties and electrostatic control will be the driver for realistic electronic device applications of graphene and related 2D crystal semiconductors. An immediate, and potential `opening' for realistic application for logic devices is in ultra low-power tunneling transistors [1]. For tunneling transistors, Graphene and the transition metal dichalcogenides (TMDs) such as MoS_2 , WS_2 , etc due to their atomically thin nature have the potential to achieve what is considered very difficult with traditional 3D semiconductors [2]. The physics, and material challenges of 2D crystals for in-plane tunneling transistors [3], and out-of-plane interlayer tunneling transistors such as the proposed SymFET [4] and the THIN-TFET [5] will be discussed. Recent experimental progress in the realization of the proposed devices, such as the SymFET [6], and graphene nanoribbon TFETs [7] will be presented, and their performance compared to the predicted and desired characteristics.

There is danger in clubbing too much under the umbrella of `already understood', or 'simple' physics. Case in point: the low-field transport properties of TMD semiconductors are poorly understood. Because of the potential for low dangling bonds, they are considered attractive for scaled traditional transistors as well [8], as has been experimentally demonstrated [9]. However, carrier mobilities in these crystals suffer from very strong coupling to surroundings, which simultaneously are a challenge, and an opportunity for boosting the performance [10]. Mobilities *far exceeding* current numbers are predicted in the near future, based on the analysis [11]. Finally, the contribution of *d-orbitals* to the electronic band-edge states are predicted to be key to exploiting *correlated* effects in these semiconductors, seeding ideas for devices that transcend the current state of the art.

References

- [1] A. Seabaugh, Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic", *Proc. of the IEEE*, v.98, p.2095, 2010.
- [2] D. Jena, "Tunneling Transistors Based on Graphene and 2D Crystals", *Proc. of the IEEE*, v.101, p.1585, 2013.
- [3] N. Ma, D. Jena, "Interband tunneling in 2D crystal semiconductors," *Appl. Phys. Lett.*, v.102, p.132102, 2013.
- [4] P. Zhao at al. "SymFET: A proposed symmetric graphene tunneling field-effect transistor", *IEEE. Trans. Electron. Dev.* v.60, p.951, 2013.
- [5] M. Li et al., "Single particle transport in 2D heterojunction interlayer TFET (THIN-TFET)", *J. Appl. Phys.* v.115, p.074508, 2014.
- [6] L. Britnell at al. "Resonant tunneling and negative differential conductance in graphene transistors", *Nature Comm.* v.4, p.1794, 2013.
- [7] W. S. Hwang et al., in preparation.
- [8] D. Jimenez, "Drift-diffusion model for single layer TMD FETs", Appl. Phys. Lett, v.101, p.243501, 2012.
- [9] S, Kim et al., "High-mobility, low-power thin-film transistors based on multilayer MoS₂ crystals," *Nature Communications*, v.3, p.1011, 2012.
- [10] D. Jena and A. Konar, ""Enhancement of carrier mobility in semiconductor nanostructures by dielectric engineering", *Phys. Rev. Lett.*, v.98, p.136805, 2007.
- [11] N. Ma, D. Jena, "Charge Scattering and Mobility in Atomically Thin Semiconductors", *Phys. Rev. X*, v.4, p.011043, 2014.